View 9DBL0252BKILFT_8851352.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

datasheet 9dbl02 october 6, 2016 1 ?2016 integrated device technology, inc. 2-output 3.3v pcie zero-delay buffer 9dbl02 description the 9dbl02 devices are 3.3v members of idt's full-featured pcie family. the devices support pcie gen1-4 common clocked (cc) and pcie gen2 separate reference independent spread (sris) systems. it offers a choice of integrated output terminations providing direct connection to 85 ? or 100 ? transmission lines. the 9dbl02p1 can be factory programmed with a user-defined power up default smbus configuration. recommended application pcie gen1-4 clock distribution for riser cards, storage, networking, jbod, communications, access points output features ? 2 ? 1-200 mhz low-power (lp) hcsl dif pairs ? 9dbl0242 default z out = 100 ? ? 9dbl0252 default z out = 85 ? ? 9dbl02p2 factory programmable defaults ? easy ac-coupling to other logic families, see idt application note an-891 key specifications ? pcie gen1-2-3-4 cc co mpliant in zdb mode ? pcie gen2 sris compliant in zdb mode ? supports pcie gen2-3 sris in fan-out mode ? dif cycle-to-cycle jitter <50ps ? dif output-to-output skew < 50ps ? bypass mode additive phase jitter is 0 ps typical rms for pcie ? bypass mode additive phase jitter 160fs rms typ. @ 156.25m (1.5m to 10m) features/benefits ? direct connection to 100 ? (xx42) or 85 ? (xx52) transmission lines; saves 8 resistors compared to standard pcie devices ? 100mw typical power consumption in pll mode; minimal power consumption ? smbus-selectable features allows optimization to customer requirements: ? control input polarity ? control input pull up/downs ? slew rate for each output ? differential output amplitude ? output impedance for each output ? 50, 100, 125mhz operating frequency ? customer defined smbus power up default can be programmed into p1 device; allows exact optimization to customer requirements ? oe# pins; support dif power management ? hcsl-compatible differential input; can be driven by common clock sources ? spread spectrum tolerant; allows reduction of emi ? pin/smbus selectable pll bandwidth and pll bypass; minimize phase jitter for each application ? outputs blocked until pll is locked; clean system start-up ? device contains default confi guration; smbus interface not required for device operation ? three selectable smbus addres ses; multiple devices can easily share an smbus segment ? space saving 24-pin 4x4mm vfqfpn; minimal board space block diagram note: resistors default to internal on xx42/xx52 devices. p2 dev ices have programmable default impedances on an output-by-output bas is.
2-output 3.3v pcie zero-d elay buffer 2 october 6, 2016 9dbl02 datasheet pin configuration smbus address selection table power management table power connections pll operating mode ^vhibw_bypm_lobw# vsadr_tri ^ckpwrgd_pd# vddo3.3 nc voe1# 24 23 22 21 20 19 fb_dnc 1 18 dif1# fb_dnc# 2 17 dif1 vddr3.3 3 16 vdda3.3 clk_in 4 15 voe0# clk_in# 5 14 dif0# gnddig 6 13 dif0 7 8 9 101112 sdata_3.3 vdddig3.3 sclk_3.3 vddo3.3 nc nc 9dbl0242/52/p2 connect epad to gnd v prefix indicates internal 120kohm pull down resistor 24-pin vfqfpn, 4x4 mm, 0.5mm pitch ^ prefix indicates internal 120kohm pull up resistor ^v prefix indicates internal 120kohm pull up and pull down resistor (biased to vdd/2) sadr address 0 1101011 m 1101100 1 1101101 note: if not using ckpwrgd (ckpwrgd tied to vdd3.3), all 3.3v vdd need to transition from 2.1v to 3.135v in <300usec. + read/write bit state of sadr on first application of ckpwrgd_pd# x x x true o/p comp. o/p 0xxx low 1 low 1 off 1 running 1 0 running running on 3 1 running 1 1 disabled 1 disabled 1 on 3 1 running 0 x disabled 1 disabled 1 on 3 1. the output state is set by b11[1:0] (low/low default) 2. input polarities defined as default values for xx41/xx51 devices. pll 3. if bypass mode is selected, the pll will be off, and outputs will be running. ckpwrgd_pd# clk_in smbus oe bit oex# pin difx/difx# vdd gnd 325 86 10,21 25 16 25 pll analog description pin number input receiver analo g digital power dif outputs hibw_bypm_lobw# mode byte1 [7:6] readback byte1 [4:3] control 0 pll lo bw 00 00 mbypass0101 1 pll hi bw 11 11
october 6, 2016 3 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet pin descriptions pin# pin name pin type description 1 fb_dnc dnc true clock of differential feedback. the feedback output and feedback input are connected internally on this pin. do not connect anything to this pin. 2 fb_dnc# dnc complement clock of differential feedback. the feedback output and feedback input are connected internally on this pin. do not connect anything to this pin. 3vddr3.3 pwr 3.3v power for differential input clock (receiver). this vdd should be treated as an analog power rail and filtered appropriately. 4 clk_in in true input for differential reference clock. 5 clk_in# in complementary input for differential reference clock. 6 gnddig gnd ground pin for digital circuitry 7 sdata_3.3 i/o data pin for smbus circuitry, 3.3v tolerant. 8 vdddig3.3 pwr 3.3v digital power (dirty power) 9 sclk_3.3 in clock pin of smbus circuitry, 3.3v tolerant. 10 vddo3.3 pwr power supply for outputs,nominal 3.3v. 11 nc n/a no connection. 12 nc n/a no connection. 13 dif0 out differential true clock output 14 dif0# out differential complementary clock output 15 voe0# in active low input for enabling dif pair 0. this pin has an internal pull- down. 1 =disable outputs, 0 = enable outputs 16 vdda3.3 pwr 3.3v power for the pll core. 17 dif1 out differential true clock output 18 dif1# out differential complementary clock output 19 voe1# in active low input for enabling dif pair 1. this pin has an internal pull- down. 1 =disable outputs, 0 = enable outputs 20 nc n/a no connection. 21 vddo3.3 pwr power supply for outputs,nominal 3.3v. 22 ^ckpwrgd_pd# in input notifies device to sample latched inputs and start up on first high assertion. low enters power down mode, subsequent high assertions exit power down mode. this pin has internal pull-up resistor. 23 vsadr_tri latched in tri-level latch to select smbus address. see smbus address selection table. 24 ^vhibw_bypm_lobw# latched in trilevel input to select high bw, bypass or low bw mode. this pin is biased to vdd/2 (bypass mode) with internal pull up/pull down resistors. see pll operating mode table for details. 25 epad gnd connect epad to ground. note: dnc indicates do not connect anything to this pin.
2-output 3.3v pcie zero-d elay buffer 4 october 6, 2016 9dbl02 datasheet test loads alternate terminations the 9dbl family can easily drive lvpecl, lvds, and cml logic. see ?an-891 driving lvpecl, lvds, and cml logic with idt's "universal" low-power hcsl outputs? for details. terminations device zo ( ? )rs ( ? ) 9dbl0242 100 none needed 9dbl0252 100 7.5 9dbl02p2 100 prog. 9dbl0242 85 n/a 9dbl0252 85 none needed 9dbl02p2 85 prog. rs rs low-power differential output test load 2pf 2pf 5 inches zo=100ohm note: the device can drive transmission line lengths greater than those specified by the pcie sig
october 6, 2016 5 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet absolute maximum ratings stresses above the ratings listed below ca n cause permanent damage to the 9dbl02. t hese ratings, which are standard values for idt commercially rated parts, are stress ratings only. function al operation of the device at these or any other conditions above those indicated in the operational sections of the specif ications is not implied. exposur e to absolute maximum rating conditions for extended periods can affect product reliability. electrical parameters are guaranteed only over the recommended operating temperature range. electrical characteristi cs?clock input parameters electrical characteris tics?smbus parameters parameter symbol conditions min typ max units notes supply voltage vddx 4.6 v 1,2 input voltage v in -0.5 v dd +0.5 v 1,3 input high voltage, smbus v ihsmb smbus clock and data pins 3.9 v 1 storage temperature ts -65 150 c 1 junction temperature tj 125 c 1 input esd protection esd prot human body model 2500 v 1 1 guaranteed by design and characterization, not 100% tested in production. 2 operation under these conditions is neither implied nor guaranteed. 3 not to exceed 4.6v. ta = t amb, supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max units notes input crossover voltage - dif_in v cross cross over voltage 150 900 mv 1 input swing - dif_in v swing differential value 300 mv 1 input slew rate - dif_in dv/dt measured differentially 0.4 8 v/ns 1,2 input leakage current i in v in = v dd , v in = gnd -5 5 ua input duty cycle d tin measurement from differential wavefrom 45 55 % 1 input jitter - cycle to cycle j di fi n differential measurement 0 125 ps 1 1 guaranteed by design and characterization, not 100% tested in production. 2 slew rate measured through +/-75mv window centered around differential zero ta = t amb; supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max units notes smbus input low voltage v ilsmb v ddsmb = 3.3v 0.8 v smbus input high voltage v ihsmb v ddsmb = 3.3v 2.1 3.6 v smbus output low voltage v olsmb @ i pullup 0.4 v smbus sink current i pullup @ v ol 4ma nominal bus voltage v ddsmb 2.7 3.6 v sclk/sdata rise time t rsmb (max vil - 0.15) to (min vih + 0.15) 1000 ns 1 sclk/sdata fall time t fsmb (min vih + 0.15) to (max vil - 0.15) 300 ns 1 smbus operating frequency f smb smbus operating frequency 500 khz 2,3 1 guaranteed by design and characterization, not 100% tested in production. 2. the device must be powered up for the smbus to function. 3. the differential input clock must be running for the smbus to be active
2-output 3.3v pcie zero-d elay buffer 6 october 6, 2016 9dbl02 datasheet electrical characteristics?input/supply /common parameters?normal operating conditions ta = t amb, supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max units notes supply voltage vddx supply voltage for core and analog 3.135 3.3 3.465 v ambient operating temperature t amb industrial range -40 25 85 c input high voltage v ih 0.75 v ddx v ddx + 0.3 v input low voltage v il -0.3 0.25 v ddx v input high voltage v ihtri 0.75 v ddx v dd + 0.3 v input mid voltage v imtri 0.4 v ddx 0.5 v ddx 0.6 v ddx v input low voltage v iltri -0.3 0.25 v ddx v i in single-ended inputs, v in = gnd, v in = vdd -5 5 ua i inp single-ended inputs v in = 0 v; inputs with internal pull-up resistors v in = vdd; inputs with internal pull-down resistors -50 50 ua bypass mode 1 200 mhz 2 100mhz pll mode 60 100.00 140 mhz 2 50mhz pll mode 30 50.00 65 mhz 2 125mhz pll mode 75 125.00 175 mhz 2 pin inductance l p in 7nh1 c in logic inputs, except dif_in 1.5 5 pf 1 c i ndi f_i n dif_in differential clock inputs 1.5 2.7 pf 1 c ou t output pin capacitance 6 pf 1 clk stabilization t stab from v dd power-up and after input clock stabilization or de-assertion of pd# to 1st clock 1ms1,2 input ss modulation frequency pcie f modi npci e allowable frequency for pcie applications (triangular modulation) 30 33 khz input ss modulation frequency non-pcie f modi n allowable frequency for non-pcie applications (triangular modulation) 066khz oe# latency t latoe# dif start after oe# assertion dif stop after oe# deassertion 1 3 clocks 1,3 tdrive_pd# t drvpd dif output enable after pd# de-assertion 300 us 1,3 tfall t f fall time of single-ended control inputs 5 ns 2 trise t r rise time of single-ended control inputs 5 ns 2 1 guaranteed by design and characterization, not 100% tested in production. 2 control input must be monotonic from 20% to 80% of input swing. 3 time from deassertion until outputs are >200 mv capacitance input frequency f in input current single-ended inputs, except smbus single-ended tri-level inputs ('_tri' suffix)
october 6, 2016 7 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet electrical characteristics? dif low-power hcsl outputs electrical characteristi cs?current consumption ta = t amb, supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max units notes dv/dt scope averaging on, fast setting 2 2.8 4 v/ns 1,2,3 dv/dt scope averaging on, slow setting 1.2 1.9 3.1 v/ns 1,2,3 slew rate matching dv/dt slew rate matching 7 20 % 1,2,4 voltage high v hi gh 660 768 850 7 voltage low v low -150 -11 150 7 max voltage vmax 811 1150 7 min voltage vmin -300 -49 7 crossing voltage (abs) vcross_abs scope averaging off 250 357 550 mv 1,5 crossing voltage (var) -vcross scope averaging off 14 140 mv 1,6 2 measured from differential waveform 7 at default smbus settings. slew rate statistical measurement on single-ended signal using oscilloscope math function. (scope averaging on) mv measurement on single ended signal using absolute value. (scope averaging off) mv 1 guaranteed by design and characterization, not 100% tested in production. 3 slew rate is measured through the vswing voltage range centered around differential 0v. this results in a +/-150mv window arou nd differential 0v. 4 matching applies to rising edge rate for clock and falling edge rate for clock#. it is measured using a +/-75mv window centered on the average cross point where clock rising meets clock# falling. the median cross point is used to calculate the voltage thresh olds the oscilloscope is to use for the edge rate calculations. 5 vcross is defined as voltage where clock = clock# measured on a component test board and only applies to the differential risi ng edge (i.e. clock rising and clock# falling). 6 the total variation of all vcross measurements in any particular system. note that this is a subset of vcross_min/max (vcross absolute) allowed. the intent is to limit vcross induced modulation by setting -vcross to be smaller than vcross absolute. ta = t amb, supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max units notes i dda vdda, pll mode @100mhz 7 10 ma i dddi g vdddig, pll m ode @100mhz 3.4 5 ma i ddo+r vddo+vddr, pll m ode, all outputs @100mhz 20 25 ma i ddrpd vdda, ckpwrgd_pd# = 0 0.6 1.0 ma 1 i dddi gpd vdddig, ckpwrgd_pd# = 0 3.0 4.3 ma 1 i ddaopd vddo+vddr, ckpwrgd_pd# = 0 0.9 1.3 ma 1 1 input clock stopped. operating supply current powerdown current
2-output 3.3v pcie zero-d elay buffer 8 october 6, 2016 9dbl02 datasheet electrical characteristics?ou tput duty cycle, jitter, sk ew and pll characteristics electrical characteristics?fi ltered phase jitter parameters - pc ie common clocked (cc) architectures ta = t amb, supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max units notes -3db point in high bw mode (100mhz) 2 3.3 4 mhz 1,5 -3db point in low bw mode (100mhz) 1 1.5 2 mhz 1,5 pll jitter peaking t jpeak peak pass band gain (100mhz) 0.8 2 db 1 duty cycle t d c measured differentially, pll mode 45 50 55 % 1 duty cycle distortion t dcd measured differentially, bypass mode -1 0.0 1 % 1,3 t p dbyp bypass mode, v t = 50% 2500 3406 4500 ps 1 t p dpll pll mode v t = 50% -100 8 100 ps 1,4 skew, output to output t sk3 v t = 50% 21 55 ps 1,4 pll mode 15 50 ps 1,2 additive jitter in bypass mode 0.1 1 ps 1,2 1 guaranteed by design and characterization, not 100% tested in production. 2 measured from differential waveform 3 duty cycle distortion is the difference in duty cycle betw een the output and the input clock when the device is operated in bypass mode. 4 all outputs at default slew rate 5 the min/typ/max values of each bw setting track each other, i.e., low bw max will never occur with hi bw min. skew, input to output jitter, cycle to cycle t jcyc-cyc pll bandwidth bw t amb = over the specified operating range. supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max industry limit units notes t jp hpcieg1-cc pcie gen 1 23 32 86 ps (p-p) 1,2,3,5 pcie gen 2 lo band 10khz < f < 1.5mhz (pll bw of 5-16mhz or 8-5mhz, cdr = 5mhz) 0.6 0.8 3 ps (rms) 1,2,5 pcie gen 2 high band 1.5mhz < f < nyquist (50mhz) (pll bw of 5-16mhz or 8-5mhz, cdr = 5mhz) 1.7 2.1 3.1 ps (rms) 1,2,5 t jphpcieg3-cc pcie gen 3 (pll bw of 2-4mhz or 2-5mhz, cdr = 10mhz) 0.4 0.48 1 ps (rms) 1,2,5 t jphpcieg4-cc pcie gen 4 (pll bw of 2-4mhz or 2-5mhz, cdr = 10mhz) 0.4 0.48 0.5 ps (rms) 1,2,5 t jphpcieg1-cc pcie gen 1 0.0 0.01 ps (p-p) 1,2,5 pcie gen 2 lo band 10khz < f < 1.5mhz (pll bw of 5-16mhz or 8-5mhz, cdr = 5mhz) 0.0 0.01 ps (rms) 1,2,4,5 pcie gen 2 high band 1.5mhz < f < nyquist (50mhz) (pll bw of 5-16mhz or 8-5mhz, cdr = 5mhz) 0.0 0.01 ps (rms) 1,2,4,5 t jphpcieg3-cc pcie gen 3 (pll bw of 2-4mhz or 2-5mhz, cdr = 10mhz) 0.0 0.01 ps (rms) 1,2,4,5 t jphpcieg4-cc pcie gen 4 (pll bw of 2-4mhz or 2-5mhz, cdr = 10mhz) 0.0 0.01 ps (rms) 1,2,4,5 1 applies to all outputs. 5 driven by 9fgl0841 or equivalent 3 sample size of at least 100k cycles. this fi g ures extrapolates to 108ps pk-pk @ 1m cycles for a ber of 1-12. 4 for rms values additive jitter is calculated by solvin g the followin g equation for b [ a^2+b^2=c^ 2 ] where a is rms input jitter and c is rms total jitter. phase jitter, pll mode t jphpcieg2-cc additive phase jitter, bypass mode n/a t jphpcieg2-cc 2 based on pcie base specification rev4.0 version 0.7draft. see http://www.pcisi g .com for latest specifications.
october 6, 2016 9 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet electrical characteristics?filtered pha se jitter parameters - pcie separate reference independent spr ead (sris) architectures 5 electrical characteristics?unfilt ered phase jitter parameters t amb = over the specified operating range. supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max industry limit units notes t jphpcieg2- sris pcie gen 2 (pll bw of 16mhz , cdr = 5mhz) 1.2 1.5 2 ps (rms) 1,2,5 t jphpcieg3- sris pcie gen 3 (pll bw of 2-4mhz or 2-5mhz, cdr = 10mhz) 0.7 ps (rms) 1,2,5,6 t jphpcieg2- sris pcie gen 2 (pll bw of 16mhz , cdr = 5mhz) 0.0 0.01 ps (rms) 1,2,4,5 t jphpcieg3- sris pcie gen 3 (pll bw of 2-4mhz or 2-5mhz, cdr = 10mhz) 0.0 0.01 ps (rms) 1,2,4,5 1 guaranteed by desi g n and characterization, not 100% tested in production. 6 certain customers have su gg ested a 0.7ps spec limit for gen3 sris the device supports pcie gen3 sris in bypass mode. additive phase jitter, bypass mode n/a 2 based on pcie base specification rev3.1a. these filters are different than common clock filters. see http://www.pcisi g .com for latest specifications. 3 sample size of at least 100k cycles. this figures extrapolates to 108ps pk-pk @ 1m cycles for a ber of 1-12. 4 for rms values, additive jitter is calculated by solving the following equation for b [ a^2+b^2=c^2 ] where a is rms input jitter and c is rms total jitter. 5 as of pcie base specification rev4.0 draft 0.7, sris is defined as "implementation dependent", with no firm specifcations. phase jitter, pll mode n/a ta = t amb, supply voltages per normal operation conditions, see test loads for loading conditions parameter symbol conditions min typ max industry limit units notes t jph156m 156.25mhz, 1.5mhz to 10mhz, -20db/decade rollover < 1.5mhz, -40db/decade rolloff > 10mhz 159 n/a fs (rms) 1,2,3 t jph156m12k- 20 156.25mhz, 12khz to 20mhz, -20db/decade rollover <12khz, -40db/decade rolloff > 20mhz 363 n/a fs (rms) 1,2,3 1 guaranteed by design and characterization, not 100% tested in production. 3 for rms figures, additive jitter is calculated by solving the following equation: additive jitter = sqrt[(total jitter)^2 - (i nput jitter)^2] additive phase jitter, fanout mode 2 driven by rohde&schartz sma100
2-output 3.3v pcie zero-delay buffer 10 october 6, 2016 9dbl02 datasheet general smbus serial interface information how to write ? controller (host) sends a start bit ? controller (host) sends the write address ? idt clock will acknowledge ? controller (host) sends the beginning byte location = n ? idt clock will acknowledge ? controller (host) sends the byte count = x ? idt clock will acknowledge ? controller (host) starts sending byte n through byte n+x-1 ? idt clock will acknowledg e each byte one at a time ? controller (host) sends a stop bit note: smbus address is latched on sadr pin. unless otherwise indicated, default values are for the xx42 and xx52. p2 devices are fully factory programmable. how to read ? controller (host) will send a start bit ? controller (host) sends the write address ? idt clock will acknowledge ? controller (host) sends the beginning byte location = n ? idt clock will acknowledge ? controller (host) will send a separate start bit ? controller (host) sends the read address ? idt clock will acknowledge ? idt clock will send the data byte count = x ? idt clock sends byte n+x-1 ? idt clock sends byte 0 through byte x (if x (h) was written to byte 8) ? controller (host) will need to acknowledge each byte ? controller (host) will send a not acknowledge bit ? controller (host) will send a stop bit index block write operation controller (host) idt (slave/receiver) tstart bit slave address wr write ack beginning byte = n ack data byte count = x ack beginning byte n x byte ack o o o o o o byte n + x - 1 ack pstop bit index block read operation controller (host) idt (slave/receiver) tstart bit slave address wr write ack beginning byte = n ack rt repeat start slave address rd read ack data byte count=x ack x byte beginning byte n ack o o o o o o byte n + x - 1 n not acknowledge pstop bit
october 6, 2016 11 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet smbus table: output enable register 1 byte 0 name control function type 0 1 default bit 7 0 bit 6 0 bit 5 0 bit 4 dif oe1 output enable rw pin control 1 bit 3 dif oe0 output enable rw pin control 1 bit 2 0 bit 1 0 bit 0 0 1. a low on these bits will overide the oe# pin and force the differential output to the state indicated by b11[1:0] (low/low d efault) smbus table: pll operating mode and output amplitude control register byte 1 name control function type 0 1 default bit 7 pllmoderb1 pll mode readback bit 1 r latch bit 6 pllmoderb0 pll mode readback bit 0 r latch bit 5 pllmode_swcntrl enable sw control of pll mode rw values in b1[7:6] set pll mode values in b1[4:3] set pll mode 0 bit 4 pllmode1 pll mode control bit 1 rw 1 0 bit 3 pllmode0 pll mode control bit 0 rw 1 0 bit 2 1 bit 1 amplitude 1 rw 00 = 0.60v 01= 0.68v 1 bit 0 amplitude 0 rw 10 = 0.75v 11 = 0.85v 0 1. b1[5] must be set to a 1 for these bits to have any effect on the part. smbus table: slew rate control register byte 2 name control function type 0 1 default bit 7 1 bit 6 1 bit 5 1 bit 4 slewratesel dif1 slew rate selection rw slow setting fast setting 1 bit 3 slewratesel dif0 slew rate selection rw slow setting fast setting 1 bit 2 1 bit 1 1 bit 0 1 note: see "low-power hcsl outputs" table for slew rates. smbus table: slew rate control register byte 3 name control function type 0 1 default bit 7 1 bit 6 1 bit 5 freq_sel_en enable sw selection of frequency rw sw frequency change disabled sw frequency change enabled 0 bit 4 fsel1 freq. select bit 1 rw 1 0 bit 3 fsel0 freq. select bit 0 rw 1 0 bit 2 1 bit 1 1 bit 0 slewratesel fb adjust slew rate of fb rw slow setting fast setting 1 1. b3[5] must be set to a 1 for these bits to have any effect on the part. byte 4 is reserved reserved reserved reserved controls output amplitude reserved reserved reserved reserved 00 = 100m, 10 = 125m 01 = 50m, 11= reserved reserved reserved reserved see pll operating mode table see pll operating mode table reserved reserved see b11[1:0] reserved reserved reserved reserved reserved
2-output 3.3v pcie zero-delay buffer 12 october 6, 2016 9dbl02 datasheet smbus table: revision and vendor id register byte 5 name control function type 0 1 default bit 7 rid3 r 0 bit 6 rid2 r 0 bit 5 rid1 r 0 bit 4 rid0 r 1 bit 3 vid3 r 0 bit 2 vid2 r 0 bit 1 vid1 r 0 bit 0 vid0 r 1 smbus table: device type/device id byte 6 name control function type 0 1 default bit 7 device type1 rw 0 bit 6 device type0 rw 1 bit 5 device id5 rw 0 bit 4 device id4 rw 0 bit 3 device id3 rw 0 bit 2 device id2 rw 0 bit 1 device id1 rw 1 bit 0 device id0 rw 0 smbus table: byte count register byte 7 name control function type 0 1 default bit 7 0 bit 6 0 bit 5 0 bit 4 bc4 rw 0 bit 3 bc3 rw 1 bit 2 bc2 rw 0 bit 1 bc1 rw 0 bit 0 bc0 rw 0 bytes 8 and 9 are reserved smbus table: pd_restore byte 10 name control function type 0 1 default bit 7 1 bit 6 power-down (pd) restore restore default config. in pd rw clear config in pd keep config in pd 1 bit 5 0 bit 4 0 bit 3 0 bit 2 0 bit 1 0 bit 0 0 revision id b rev = 0001 reserved reserved reserved reserved reserved reserved reserved reserved byte count programming writing to this register will configure how many bytes will be read back, default is = 8 bytes. reserved vendor id 0001 = idt device type 00 = fgx, 01 = dbx zdb/fob, 10 = dmx, 11= dbx fob device id 000010binary or 02 hex reserved
october 6, 2016 13 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet smbus table: stop state and impedance control byte 11 name control function type 0 1 default bit 7 fb_imp[1] fb zout rw 00=33 ? dif zout 10=100 ? dif zout bit 6 fb_imp[0] fb zout rw 01=85 ? dif zout 11 = reserved bit 5 0 bit 4 0 bit 3 0 bit 2 0 bit 1 stp[1] rw 00 = low/low 10 = high/low 0 bit 0 stp[0] rw 01 = hiz/hiz 11 = low/high 0 note: xx42 = 10, xx52 = 01, p2 = factory programmable. smbus table: impedance control byte 12 name control function type 0 1 default bit 7 dif0_imp[1] rw 00=33 ? dif zout 10=100 ? dif zout bit 6 dif0_imp[0] rw 01=85 ? dif zout 11 = reserved bit 5 x bit 4 x bit 3 x bit 2 x bit 1 x bit 0 x note: xx42 = 10, xx52 = 01, p2 = factory programmable. smbus table: impedance control byte 13 name control function type 0 1 default bit 7 x bit 6 x bit 5 x bit 4 x bit 3 x bit 2 x bit 1 dif1_imp[1] dif1 zout rw 00=33 ? dif zout 10=100 ? dif zout bit 0 dif1_imp[0] dif1 zout rw 01=85 ? dif zout 11 = reserved note: xx42 = 10, xx52 = 01, p2 = factory programmable. smbus table: pull-up pull-down control byte 14 name control function type 0 1 default bit 7 oe0_pu/pd[1] rw 00=none 10=pup 0 bit 6 oe0_pu/pd[0] rw 01=pdwn 11 = pup+pdwn 1 bit 5 x bit 4 x bit 3 x bit 2 x bit 1 x bit 0 x note: xx42 = 10, xx52 = 01, p2 = factory programmable. see note reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved see note reserved oe0 pull-up(pup)/ pull-down(pdwn) control reserved reserved reserved reserved reserved dif0 zout see note true/complement dif output disable state reserved reserved reserved reserved
2-output 3.3v pcie zero-delay buffer 14 october 6, 2016 9dbl02 datasheet smbus table: pull-up pull-down control byte 15 name control function type 0 1 default bit 7 x bit 6 x bit 5 x bit 4 x bit 3 x bit 2 x bit 1 oe1_pu/pd[1] rw 00=none 10=pup 0 bit 0 oe1_pu/pd[0] rw 01=pdwn 11 = pup+pdwn 1 note: these values are for xx42, and xx52. p2 is factory programmable. smbus table: pull-up pull-down control byte 16 name control function type 0 1 default bit 7 0 bit 6 0 bit 5 0 bit 4 0 bit 3 x bit 2 x bit 1 ckpwrgd_pd_pu/pd[1] rw 00=none 10=pup 1 bit 0 ckpwrgd_pd_pu/pd[0] rw 01=pdwn 11 = pup+pdwn 0 note: xx42 = 10, xx52 = 01, p2 = factory programmable. byte s 17 i s re se rve d smbus table: polarity control byte 18 name control function type 0 1 default bit 7 x bit 6 x bit 5 x bit 4 oe1_polarity sets oe1 polarity rw enabled when low enabled when high 0 bit 3 oe0_polarity sets oe0 polarity rw enabled when low enabled when high 0 bit 2 x bit 1 x bit 0 x smbus table: polarity control byte 19 name control function type 0 1 default bit 7 0 bit 6 0 bit 5 0 bit 4 0 bit 3 0 bit 2 0 bit 1 0 bit 0 ckpwrgd_pd determines ckpwrgd_pd polarity rw power down when low power down when high 0 reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved reserved ckpwrgd_pd pull-up(pup)/ pull-down(pdwn) control reserved reserved oe1 pull-up(pup)/ pull-down(pdwn) control
october 6, 2016 15 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet marking diagrams notes: 1. ?lot? is the lot sequence number. 2. ?yyww? is the last two digits of the year and week that the part was assembled. 3. line 2: truncated part number 4. ?i? denotes industrial temperature range device. thermal characteristics lot 242bi yyww lot 252bi yyww lot 2b000 yyww parameter symbol conditions pkg typ value units notes j c junction to case 62 c/w 1 c/w 1 c/w 1 c/w 1 c/w 1 ja5 junction to air, 5 m/s air flow 38 c/w 1 1 epad soldered to board thermal resistance nlg20 nlg24
2-output 3.3v pcie zero-delay buffer 16 october 6, 2016 9dbl02 datasheet package outline and dimensions (nlg24)
october 6, 2016 17 2-output 3.3v pcie zero-delay buffer 9dbl02 datasheet package outline and dimensions, cont. (nlg24)
2-output 3.3v pcie zero-delay buffer 18 october 6, 2016 9dbl02 datasheet ordering information ?lf? suffix to the part number are the pb-free configuration and are rohs compliant. ?b? is the device revision designator (wil l not correlate with the datasheet revision). ?xxx? is a unique factory assigned number to identify a particular default configuration. revision history part / order number notes shipping packaging package temperature 9dbl0242bkilf tubes 24-pin vfqfpn -40 to +85 c 9dbl0242bkilft tape and reel 24-pin vfqfpn -40 to +85 c 9dbl0252bkilf tubes 24-pin vfqfpn -40 to +85 c 9DBL0252BKILFT tape and reel 24-pin vfqfpn -40 to +85 c 9dbl02p2bxxxkilf tubes 24-pin vfqfpn -40 to +85 c 9dbl02p2bxxxkilft tape and reel 24-pin vfqfpn -40 to +85 c 100 ? 85 ? factory configurable. contact idt for addtional information. rev. initiator issue date description page # a rdw 5/26/20106 1. updated all electrical tables with char data, changed additive phase jitter frequency from 125m to 156.25mhz and move to final. 2. updated front page text 3. updated default value of byte 0 from 38 hex to 18 hex 4. updated default value of byte 5 from 01 hex to 11 hex 5. indicated that byte 6 is read/write 6. update ds title various b rdw 5/27/2016 1. changed '1' value in byte 0 to indicate "pin control" 2. stylistic update to block diagram 3. minor updates to smbus registers 0 and 1 for readab ility 4. corrected byte 11 description for the '10' and '11' cases. 5. front page text update for family consistency. 6. updated ordering information. various c rdw 5/31/2016 1. minor corrections to byte 1 [1:0] and byte 11 [1:0] d rdw 6/8/2016 1. electrical table and smbus updates/corrections 2. release to final. various e rdw 10/6/2016 1. slight updates to pcie sris spec table to reflect pci sig updates 9
disclaimer integrated device technology, inc. (idt) and its subsidiaries reserve the right to modify the products and/or specifications d escribed herein at any time and at idt?s sole discretion. all information in this document, including descriptions of product features and performance, is subject to change without notice. performance spe cifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. the information co ntained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limi ted to, the suitab ility of idt?s products for any particular purpose, an implied war ranty of merchantability, or non-infringement of the intellectual property rights of others. this document is presented only as a guide and does not convey any license under intellectual property rights of idt or any third pa rties. idt?s products are not intended for use in applications involvin g extreme environmental conditions or in life support systems o r similar devices where the failure or malfun ction of an idt product can be reasonably expected to significantly affect the health or safety of users. anyone using an idt product in such a manner does so at their o wn risk, absent an express, written agreement by idt. integrated device technology, idt and the idt logo are registered trademarks of idt. product specification subject to change wi thout notice. other trademarks and service marks used herein, including protected names, logos and designs, are the property of idt or their respective third party owners. copyright ?2016 integrated device technology, inc.. all rights reserved. corporate headquarters 6024 silver creek valley road san jose, ca 95138 usa www.idt.com sales 1-800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com/go/sales tech support www.idt.com/go/support

▲Up To Search▲

Price & Availability of 9DBL0252BKILFT

	To Download 9DBL0252BKILFT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .